## Product Features

- 180-MHz Clock Support
- Supports PowerPC ${ }^{\text {TM }}$, Intel ${ }^{\circledR}$, and RISC Processors
- 9 Clock Outputs: Frequency Configurable
- Oscillator or Crystal Reference Input
- Output Disable Control
- Spread Spectrum Compatible
- Pin Compatible with MPC950
- Industrial Temp. Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 32-Pin TQFP Package

Table 1. Frequency Table ${ }^{[1]}$

|  | FB_SEL = 1 |  |  |  | FB_SEL = $\mathbf{1}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL <br> (A:D) | QA | QB | QC <br> $\mathbf{( 0 , 1 )}$ | QD <br> $\mathbf{( 0 : 4 )}$ | $\mathbf{Q A}$ | $\mathbf{Q B}$ | QC <br> $\mathbf{( 0 , 1 )}$ | QD <br> $\mathbf{( 0 : 4 )}$ |
| 0000 | 4 x | 2 x | 2 x | 2 x | 8 x | 4 x | 4 x | 4 x |
| 0001 | 4 x | 2 x | 2 x | x | 8 x | 4 x | 4 x | 2 x |
| 0010 | 4 x | 2 x | x | 2 x | 8 x | 4 x | 2 x | 4 x |
| 0011 | 4 x | 2 x | x | x | 8 x | 4 x | 2 x | 2 x |
| 0100 | 4 x | x | 2 x | 2 x | 8 x | 2 x | 4 x | 4 x |
| 0101 | 4 x | x | 2 x | x | 8 x | 2 x | 4 x | 2 x |
| 0110 | 4 x | x | x | 2 x | 8 x | 2 x | 2 x | 4 x |
| 0111 | 4 x | x | x | x | 8 x | 2 x | 2 x | 2 x |
| 1000 | 2 x | 2 x | 2 x | 2 x | 4 x | 4 x | 4 x | 4 x |
| 1001 | 2 x | 2 x | 2 x | x | 4 x | 4 x | 4 x | 2 x |
| 1010 | 2 x | 2 x | x | 2 x | 4 x | 4 x | 2 x | 4 x |
| 1011 | 2 x | 2 x | x | x | 4 x | 4 x | 2 x | 2 x |
| 1100 | 2 x | x | 2 x | 2 x | 4 x | 2 x | 4 x | 4 x |
| 1101 | 2 x | x | 2 x | x | 4 x | 2 x | 4 x | 2 x |
| 1110 | 2 x | x | x | 2 x | 4 x | 2 x | 2 x | 4 x |
| 1111 | 2 x | x | x | x | 4 x | 2 x | 2 x | 2 x |

Note:

1. $x=$ is the reference input frequency

## Pin Configuration



## Pin Description ${ }^{[2]}$

| Pin | Name | PWR | I/O | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | XIN |  | 1 |  | Oscillator Input. Connect to a crystal. |
| 9 | XOUT |  | 0 |  | Oscillator Output. Connect to a crystal. |
| 30 | TCLK |  | 1 |  | External Test Clock Input. |
| 28 | QA | VDDC | O |  | Clock Output. See Frequency Table. |
| 26 | QB | VDDC | O |  | Clock Output. See Frequency Table. |
| 22, 24 | QC(1,0) | VDDC | O |  | Clock Outputs. See Frequency Table. |
| 12, 14, 16, 18, 20 | QD(4:0) | VDDC | 0 |  | Clock Outputs. See Frequency Table. |
| 2 | FB_SEL |  | 1 | PD | Feedback Select Input. <br> If FB_SEL $=1$, then the $(\div 8)$ counter is selected in the PLL feedback loop. <br> If FB_SEL $=0$, then the $(\div 16)$ counter is selected in the PLL feedback loop. |
| 10 | MR/OE\# |  | 1 |  | Master Reset/Output Enable Input. When asserted HIGH, resets all of the internal flip-flops and also disables all of the outputs. When pulled LOW, releases the internal flip-flops from reset and enables all of the outputs. |
| 31 | PLL_EN |  | 1 |  | PLL Enable Input. When asserted HIGH, PLL is enabled. And when set LOW, PLL is bypassed. |
| 32 | REF_SEL |  | I |  | Reference Select Input. When HIGH, TCLK is the reference clock and when LOW, the crystal oscillator is selected. |
| 3, 4, 5, 6 | SEL(A:D) |  | I |  | Frequency Select Inputs. See Frequency Table. <br> If SEL_ $=1$, then QA divider $=\div 4$, QB:D divider $=\div 8$ <br> If $\mathrm{SEL}_{-}^{-}=0$, then QA divider $=\div 2$, $\mathrm{QB}: \mathrm{D}$ divider $=\div 4$ |
| 11, 15, 19, 23, 27 | VDDC |  |  |  | 3.3V Power Supply for Output Clock Buffers. |
| 1 | VDD |  |  |  | 3.3V Power Supply for PLL |
| $\begin{gathered} 7,13,17,21,25 \\ 29 \end{gathered}$ | VSS |  |  |  | Common Ground |

Note:
2. $\mathrm{PD}=$ Internal Pull-Down, $\mathrm{PU}=$ Internal Pull-Up

CYPRESS
C9950

## Description

The C9950 has an integrated PLL that provides low skew and low jitter clock outputs for high-performance microprocessors. The PLL is ensured stable operation given that the VCO is configured to run between 200 MHz and 480 MHz . This allows a wide range of output frequencies from 25 MHz to 180 MHz . The internal VCO frequency is divided by 8 or 16 and compared to the input reference clock. These selectable dividers allow for input reference clock flexibility. The internal VCO is running at $2 x$ or $4 x$ the high speed output (QA), and $4 x$ or $8 x$
the outputs $\mathrm{Q}(\mathrm{B}: \mathrm{D})$ depending on the configuration (see Table 2). The use of even dividers ensures that the output duty cycle remains at $50 \%$.

## Output Frequency

The C9950 generates outputs with programmable frequency relationships. As a result, the input reference frequency is a function of the desired output frequency (Table 1). The following block diagram illustrates the corresponding parameters that are needed to calculate the output frequency.


Figure 1.
Fref $=\mathrm{FVCO} / \mathrm{m}, \mathrm{FVCO}=\mathrm{FQn} \times \mathrm{N}$
Fref $=(F Q n \times N) / m$
Where $m=8\left(F B \_S E L=1\right)$ or $m=16\left(F B \_S E L=0\right)$, and $N=2,4$, or 8 depending on SEL_ as shown in Table 1 .
Table 2.

| INPUTS |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELA | SELB | SELC | SELD | QA | QB | QC | QD |
| 0 | 0 | 0 | 0 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ |
| 0 | 0 | 0 | 1 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ |
| 0 | 0 | 1 | 0 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ |
| 0 | 0 | 1 | 1 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ |
| 0 | 1 | 0 | 0 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ |
| 0 | 1 | 0 | 1 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ |
| 0 | 1 | 1 | 0 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ |
| 0 | 1 | 1 | 1 | $\mathrm{VCO} / 2$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ |
| 1 | 0 | 0 | 0 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ |
| 1 | 0 | 0 | 1 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ |
| 1 | 0 | 1 | 0 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ |
| 1 | 0 | 1 | 1 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ |
| 1 | 1 | 0 | 0 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 4$ |
| 1 | 1 | 0 | 1 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ |
| 1 | 1 | 1 | 0 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 4$ |
| 1 | 1 | 1 | 1 | $\mathrm{VCO} / 4$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ | $\mathrm{VCO} / 8$ |

C9950

Table 3. Suggested Oscillator Crystal Parameters

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{C}}$ | Frequency Tolerance | Note 1 | - | - | $\pm 100$ | PPM |
| $\mathrm{T}_{\mathrm{S}}$ | Frequency Temperature <br> Stability | $\left(\mathrm{T}_{\mathrm{A}}-10 \text { to }+60^{\circ} \mathrm{C}\right)^{[3]}$ | - | - | $\pm 100$ | PPM |
| $\mathrm{T}_{\mathrm{A}}$ | Aging | (first 3 years @ $\left.25^{\circ} \mathrm{C}\right)^{[3]}$ | - | - | 5 | $\mathrm{PPM} / \mathrm{Yr}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance | The crystal's rated load ${ }^{[3]}$ | - | 20 | - | pF |
| $\mathrm{R}_{\mathrm{ESR}}$ | Effective Series <br> Resistance (ESR) | Note 4 | - | 40 | 80 | Ohms |

Notes:
3. For best performance and accurate frequencies from this device, It is recommended but not mandatory that the chosen crystal meets or exceeds these specifications
4. Larger values may cause this device to exhibit oscillator startup problems

C9950

## Maximum Ratings ${ }^{[5]}$

Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{SS}}$ : ............ $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$
Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{DD}}: \ldots . . . . . . . . . . \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Storage Temperature: $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature: ................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum ESD protection .............................................. 2 KV
Maximum Power Supply: .................................................5.5V
Maximum Input Current:

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range:
$\mathrm{V}_{\mathrm{SS}}<\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right)<\mathrm{V}_{\mathrm{DD}}$
Unused inputs must always be tied to an appropriate logic voltage level (either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

DC Parameters: $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current $\left(@ \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}}\right)$ | Note 6 |  |  | -120 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current $\left(@ \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{DD}}\right)$ | Note 6 |  |  | 120 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$, Note 7 |  |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-40 \mathrm{~mA}$, Note 7 | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{DDC}}$ | Quiescent Supply Current | All $\mathrm{V}_{\mathrm{DDC}}$ and $\mathrm{V}_{\mathrm{DD}}$ |  | 15 | 20 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | PLL Supply Current | $\mathrm{V}^{\mathrm{DD}}$ only |  | 15 | 20 | mA |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance |  |  |  | 4 | pF |

AC Parameters ${ }^{[8]}: \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tr/Tf | TCLK Input Rise/Fall |  |  |  | 3.0 | ns |
| Fref | Reference Input Frequency |  | Note 9 |  | Note 2 | MHz |
| Fxtal | Crystal Oscillator Frequency | See Table 3 for details | 10 |  | 25 | MHz |
| FrefDC | Reference Input Duty Cycle |  | 25 |  | 75 | \% |
| Fvco | PLL VCO Lock Range |  | 200 |  | 480 | MHz |
| Tlock | Maximum PLL lock Time |  |  |  | 10 | ms |
| Tr/Tf | Output Clocks Rise/Fall Time ${ }^{[10]}$ | 0.8V to 2.0 V | 0.10 |  | 1.0 | ns |
| Fout | Maximum Output Frequency | $\mathrm{QA}=(\div 2)$ |  |  | 180 | MHz |
|  |  | QA/QB $=(\div 4)$ |  |  | 120 |  |
|  |  | $\mathrm{QB}=(\div 8)$ |  |  | 60 |  |
| FoutDC | Output Duty Cycle |  | TCYCLE/2-1 |  | TCYCLE/2 + 1 | ns |
| tpZL, tpZH | Output enable time (all outputs) |  |  |  | 6 | ns |
| tpLZ, tpHZ | Output disable time (all outputs) |  |  |  | 7 | ns |
| TCCJ | Cycle to Cycle Jitter (peak to peak) ${ }^{[10]}$ |  |  | $\pm 100$ |  | ps |
| TSKEW0 | Any Output to Any Output Skew ${ }^{[10]}$ |  |  | 200 | 350 | ps |

## Notes:

5. The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
6. Inputs have internal pull-up/pull-down resistors that affect input current.
7. Driving series or parallel terminated $50 \Omega$ (or $50 \Omega$ to $V_{D D} / 2$ ) transmission. Output buffers are dual staged to control drive strength in order to reduce over / under shoot.
8. Parameters are guaranteed by design and characterization. Not $100 \%$ tested in production.
9. Maximum and minimum input reference is limited by the VCO lock range.
10. Outputs loaded with 30 pF each.

C9950

## Package Drawing and Dimensions



32-Pin TQFP Outline Dimensions

|  | Inches |  |  | Millimeters |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 1.000 | 1.100 | 1.200 | 0.039 | 0.043 | 0.047 |
| $\mathrm{~A}_{1}$ | 0.950 | 1.000 | 1.050 | 0.037 | 0.039 | 0.041 |
| D | 8.950 | 9.000 | 9.050 | 0.352 | 0.354 | 0.356 |
| $\mathrm{D}_{1}$ | 6.95 | 7.000 | 7.050 | 0.274 | 0.276 | 0.278 |
| b | 0.30 | 0.37 | 0.45 | 0.012 | 0.015 | 0.018 |
| e | 0.80 BSC |  |  | 0.031 BSC |  |  |
| L | 0.45 | 0.600 | 0.75 | 0.018 | 0.024 | 0.030 |



## Ordering Information

| Part Number ${ }^{[11]}$ | Package Type | Production Flow |
| :--- | :--- | :--- |
| C9950AA | $32-$ Pin TQFP | Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note:
11. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example: Cypress
C9950AA
Date Code, Lot \#


C9950

Document Title: C9950 3.3V, 180-MHz, Multi-Output Clock Driver
Document Number: 38-07072

| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{* *}$ | 107108 | $06 / 11 / 01$ | IKA | Convert from IMI to Cypress |
| ${ }^{*} \mathrm{~A}$ | 108125 | $07 / 03 / 01$ | NDP | Delete Pull Down in Pin 10, 30, \& 32 and Pull Up in Pin 3, 4, 4, 5, 6, \& 31(See |
| page 2) |  |  |  |  |

